Static Timing Analysis for VLSI Engineers

In the VLSI industry, knowledge of core STA concepts is essential to deliver perfectly timed digital designs. To that end, this course will train you to achieve timing closure in pre- and post-layout stages, and effectively collaborate with implementation and physical design teams.

Mastering these STA concepts will empower you to close design timings with greater accuracy, and secure your future in VLSI and ASIC.

What is the objective of this course?
To equip VLSI engineers with STA techniques for pre- and post-layout timing closure of digital designs

What Will You Learn?

• To produce perfectly timed digital designs and build a career in VLSI design
• Board system design and ASIC design