|  IEEE Xplore Digital Library  |  IEEE Standards  |  IEEE Spectrum  |  More Sites

Course Details

Static Timing Analysis for VLSI Engineers

Self Paced

Last Update:

February 21, 2023

Static Timing Analysis for VLSI engineers

About Course

In the VLSI industry, knowledge of core STA concepts is essential to deliver perfectly timed digital designs. To that end, this course will train you to achieve timing closure in pre- and post-layout stages, and effectively collaborate with implementation and physical design teams.

Mastering these STA concepts will empower you to close design timings with greater accuracy, and secure your future in VLSI and ASIC.

What is the objective of this course?

To equip VLSI engineers with STA techniques for pre- and post-layout timing closure of digital designs

What Will You Learn?

  • To produce perfectly timed digital designs and build a career in VLSI design
  • Board system design and ASIC design

Course Content

Introduction to Timing Analysis

Basic Terminologies used in STA

Basics of Timing Analysis – Part I

Basics of Timing Analysis – Part II

Clocks and their Characteristics

Timing Exceptions and Back Annotation

PVT Variations and their Effect on Timing

Understanding Timing Reports – Part 1

Understanding Timing Reports – Part 2

Introduction to Effect of Clock Skew on Timing and Fixing Timing Violations

Advanced Concepts in STA – Part I

Advanced Concepts in STA – Part II


How do I get a receipt after purchasing a course?

I purchased a course on the platform. How do I start accessing the e-Learning?

I am a faculty at a college and would like to enroll my students for the IEEE Blended Learning Program. How do I do this?

How long do I have access to the courses after successful enrollment (token number accepted by the platform)?

How can I extend access to the e-Learning course beyond the end date?

I purchased and enrolled into a course but I am not able to continue. Can I get a refund?

Where can I find instructions to navigate e-Learning?

I entered my course token and the platform shows that my token number is invalid.

I just enrolled to a course. How do I begin e-Learning ?

How do I access all the courses I have purchased/enrolled for?

Can I download courses and complete them at my leisure?

Can I print/download course material?

The e-Learning has suddenly become unresponsive. How can I restart the program without losing data?

Will my assessment results be saved if the Internet connection is lost during the session?

What happens when there is power interruption or the Internet connection is lost in the middle of the course?

I cannot listen to the audio/there is inconsistency and drag in the audio. How can I fix this issue?

The audio is too fast/slow for me. I am unable to listen to all concepts in one take. How can I fix this issue?

How can I communicate feedback about the IEEE Blended Learning Program?

I am having several technical issues while browsing the e-Learning. Whom do I contact?

Why is the Course Feedback link not enabled in my Course Details page?

I have completed the program but unable to download the certificate.

10,000.00 17,700.00
  • Instructor
    Self Paced
  • Language

Payment :


Material Includes

  • E-Learning Modules
  • E-Labs
  • Quizzes & Assessment after each module
  • Final Assessment


  • Knowledge of IC Design or completion of ASIC Design Flow course
  • Completion of following BLP courses:
  • Introduction to Logic Design
  • Introduction to Logic Design
  • Working knowledge of Linux and/or Unix
  • Familiarity with Verilog Gate-level netlist syntax


  • New employees and practicing engineers working in VLSI design (backend), board system design, and ASIC design
  • Managers new to supervising VLSI design teams
  • Employees seeking to move to a lateral entry position as a Timing Engineer