|  IEEE Xplore Digital Library  |  IEEE Standards  |  IEEE Spectrum  |  More Sites

Course Details

RTL Verification using Verilog

Self Paced

Last Update:

February 21, 2023

RTL Verification using Verilog

About Course

Verification is an important process in the design of digital technologies, involving early detection of bugs to avoid huge debugging and isolation costs. The key to this is the latest RTL verification technologies such as Verilog, which you can master through this IEEE BLP course.

What is the objective of this course?

This course is designed to help you understand core concepts of RTL verification, and become proficient in the latest verification technologies.

Thanks to the rising demand for high-power, low-cost electronic devices, Integrated Circuits (ICs) and their design have continued to evolve year by year. This calls for faster and more effective RTL verification to remove bugs and deliver problem-free devices. And to prepare you for this scenario, this course will teach you key verification concepts, and help you master Verilog.

Show More

What Will You Learn?

  • Create a verification plan for simple designs
  • Build verification environment
  • Write test cases and test benches
  • Debug an RTL design
  • Perform RTL simulation using industry standard tools
  • Measure coverage metrics against a given design specification
  • Achieve code coverage goals
  • Mastering RTL verification is important for one simple reason -- to deliver products that function properly and make money. An unverified product or chip could be full of design bugs, which, when left undetected, lead to defective designs. This then results in extra expenses and time spent on debugging and isolation.
  • By taking this IEEE BLP course, you can equip yourself with industry-standard technology and skills needed to debug integrated circuits on time and deliver optimal devices.

Course Content

Introduction to RTL verification

Evolution of verification process

Overview of basic concepts and terminology

Introduction to a test bench

Introduction to verification planning

Development of a verification plan for an Arithmetic Logic Unit (ALU)

Test bench development and simulation

Running the test bench on an RTL simulator (demo)

Overview of advanced terminologies and concepts

Advances in RTL verification


How do I get a receipt after purchasing a course?

I purchased a course on the platform. How do I start accessing the e-Learning?

I am a faculty at a college and would like to enroll my students for the IEEE Blended Learning Program. How do I do this?

How long do I have access to the courses after successful enrollment (token number accepted by the platform)?

How can I extend access to the e-Learning course beyond the end date?

I purchased and enrolled into a course but I am not able to continue. Can I get a refund?

Where can I find instructions to navigate e-Learning?

I entered my course token and the platform shows that my token number is invalid.

I just enrolled to a course. How do I begin e-Learning ?

How do I access all the courses I have purchased/enrolled for?

Can I download courses and complete them at my leisure?

Can I print/download course material?

The e-Learning has suddenly become unresponsive. How can I restart the program without losing data?

Will my assessment results be saved if the Internet connection is lost during the session?

What happens when there is power interruption or the Internet connection is lost in the middle of the course?

I cannot listen to the audio/there is inconsistency and drag in the audio. How can I fix this issue?

The audio is too fast/slow for me. I am unable to listen to all concepts in one take. How can I fix this issue?

How can I communicate feedback about the IEEE Blended Learning Program?

I am having several technical issues while browsing the e-Learning. Whom do I contact?

Why is the Course Feedback link not enabled in my Course Details page?

I have completed the program but unable to download the certificate.

6,000.00 17,700.00
  • Instructor
    Self Paced
  • Language

Payment :


Material Includes

  • E-Learning Modules
  • E-Labs
  • Quizzes & Assessment after each module
  • Final Assessment


  • Working knowledge of Linux/Unix
  • Prior knowledge of Logic Design OR Completion of IEEE Blended Learning course on Logic Design for VLSI Engineers
  • Prior knowledge of RTL Design using Verilog HDL OR Completion of IEEE Blended Learning course on RTL Design using Verilog HDL


  • College students pursuing UG/PG Engineering, Polytechnic, and Basic Science programs
  • College students pursuing UG/PG Engineering, Polytechnic, and Basic Science programs
  • Academic faculty that teach RTL verification courses