|  IEEE Xplore Digital Library  |  IEEE Standards  |  IEEE Spectrum  |  More Sites

Course Details

RTL Design using Verilog HDL

Self Paced

Last Update:

February 21, 2023

RTI design using Verilog HTL - VLS

About Course

To design or review microarchitecture, one needs to have a clear grasp of Register Transfer-level (RTL) coding through the Verilog Hardware Description Language (HDL). And now, you can learn both and boost your skills in Logic Design with this Blended Learning course.

By the end, you will have all the skills necessary to build a fruitful career in the booming RTL design industry.

What is the objective of this course?

This course will introduce you to RTL design through Verilog HDL, while reinforcing your Logic Design skills. You will also understand the full scope of work that comes with being an RTL Design Engineer, and learn the essential terminologies to network with other engineers in the industry.


By the end of this course, you will be able to efficiently review the specifications of a digital design, and fully develop and code its microarchitecture.

Show More

What Will You Learn?

  • Learning digital design through Verilog HDL will establish your foundation for a career in RTL design and engineering.
  • Verilog is the industry standard for Hardware Design Languages that are used to design and review microarchitecture. Learning it will not only strengthen your Logic Design skills, but will also help you break into RTL Design Engineering with minimal knowledge gaps.

Course Content

Introduction to digital design using HDLs

Definitions and commonly used terminologies

Overview of frequently used Verilog constructs

Hardware inference of Verilog code

General coding guidelines in Verilog

Modeling FSMs and memories in Verilog

Evolution of Verilog standards

Deliverables of an RTL design engineer


How do I get a receipt after purchasing a course?

I purchased a course on the platform. How do I start accessing the e-Learning?

I am a faculty at a college and would like to enroll my students for the IEEE Blended Learning Program. How do I do this?

How long do I have access to the courses after successful enrollment (token number accepted by the platform)?

How can I extend access to the e-Learning course beyond the end date?

I purchased and enrolled into a course but I am not able to continue. Can I get a refund?

Where can I find instructions to navigate e-Learning?

I entered my course token and the platform shows that my token number is invalid.

I just enrolled to a course. How do I begin e-Learning ?

How do I access all the courses I have purchased/enrolled for?

Can I download courses and complete them at my leisure?

Can I print/download course material?

The e-Learning has suddenly become unresponsive. How can I restart the program without losing data?

Will my assessment results be saved if the Internet connection is lost during the session?

What happens when there is power interruption or the Internet connection is lost in the middle of the course?

I cannot listen to the audio/there is inconsistency and drag in the audio. How can I fix this issue?

The audio is too fast/slow for me. I am unable to listen to all concepts in one take. How can I fix this issue?

How can I communicate feedback about the IEEE Blended Learning Program?

I am having several technical issues while browsing the e-Learning. Whom do I contact?

Why is the Course Feedback link not enabled in my Course Details page?

I have completed the program but unable to download the certificate.

6,000.00 17,700.00
  • Instructor
    Self Paced
  • Language

Payment :


Material Includes

  • E-Learning Modules
  • E-Labs
  • Quizzes & Assessment after each module
  • Final Assessment


  • Working knowledge of Linux/Unix commands
  • Completion of IEEE BLP course on Logic Design for VLSI Engineers
  • Knowledge of Logic Design principles
  • Fundamentals of digital design or completion of Logic Design for VLSI Engineers course


  • Students enrolled in a UG/PG engineering program
  • New hires working in the RTL design group
  • Experienced engineers with no background in RTL design, who are interested in lateral moves (Ex.: A board design engineer looking to move into SoC RTL design)